Most of the papers are copyrighted by ACM or IEEE. They are posted here for your personal use, to ensure timely dissemination of research work with no commercial purpose.

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

For other papers listed below but not included in ACM digital library, I will add links to PDF as soon as possible. Or you may email me for a copy of PDF file.

2019

[CAL2019] Xinfeng Xie, Xing Hu, Peng Gu, Shuangchen Li, Yu Ji, Yuan Xie, "NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs", IEEE Computer Architecture Letter (CAL)
[DATE 2019] Liang Chang, Xin Ma, Zhaohao Wang, Youguang Zhang, Weisheng Zhao, and Yuan Xie, "CORN: In-Buffer Computing for Binary Neural Network", Design Automation and Test In Europe (DATE), 2019
[TCAD2019] Deng, Lei, Ling Liang, Guanrui Wang, Liang Chang, Xing Hu, Xin Ma, Liu Liu, Jing Pei, Guoqi Li, and Yuan Xie, "SemiMap: A Semi-folded Convolution Mapping for Speed-Overhead Balance on Crossbars", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
[HPCA2019] Abanti Basak, Shuangchen Li, Xing Hu, Sang Min Oh, Xinfeng Xie, Li Zhao, Xiaowei Jiang, Yuan Xie, "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads", The 25th International Symposium on High-Performance Computer Architecture (HPCA), 2019
[DATE2019] Alvin Oliver Glova, Itir Akgun, Shuangchen Li, Xing Hu, Yuan Xie, "Near-Data Acceleration of Privacy-Preserving Biomarker Search with 3D-Stacked Memory", Design Automation and Test In Europe (DATE), 2019
[ASPLOS2019] Yu Ji, Youyang Zhang, Xinfeng Xie, Shuangchen Li, Peiqi Wang, Xing Hu, Youhui Zhang, and Yuan Xie, "FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture", The 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2019
[ASPLOS2019] Gushu Li, Yufei Ding, and Yuan Xie, "Tackling the Qubit Mapping Problem for NISQ-Era Quantum Devices", The 24th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2019
[ASPDAC2019] Jilan Lin, Zhenhua Zhu, Yu Wang, and Yuan Xie, "Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator", The 24th Asia and South Pacific Design Automation Conference (ASPDAC), 2019
[AAAI2019] Yujie Wu, Lei Deng, Guoqi Li, Jun Zhu, Yuan Xie, and Luping Shi, "Direct Training for Spiking Neural Networks: Faster, Larger, Better", The 33rd AAAI Conference on Artificial Intelligence (AAAI-19), 2019
[DATE2019] Yang Zhao, Xing Hu, Shuangchen Li, Jing Ye, Lei Deng, Yu Ji, Jianyu Xu, Dong Wu, and Yuan Xie, "Memory Trojan Attack on Neural Network Accelerators", Design Automation and Test In Europe (DATE), 2019

2018

[NeurIPS2018] Ji, Yu, Ling Liang, Lei Deng, Youyang Zhang, Youhui Zhang, and Yuan Xie, "TETRIS: TilE-matching the TRemendous Irregular Sparsity", Advances in Neural Information Processing Systems 31 (NIPS 2018)
[NeurIPS2018] Peiqi Wang, Xinfeng Xie, Lei Deng, Guoqi Li, Dongsheng Wang, and Yuan Xie, "HitNet: Hybrid Ternary Recurrent Neural Network", Advances in Neural Information Processing Systems 31 (NIPS 2018)
[TNNLS2018] Shuang Wu, Guoqi Li, Lei Deng, Liu Liu, Dong Wu, Yuan Xie, and Luping Shi, "L1-norm batch normalization for efficient training of deep neural networks", IEEE Transactions on Neural Networks and Learning Systems (TNNLS)
[AsianHOST2018] Peng Gu, Dylan Stow, Prashansa Mukim, Shuangchen Li, and Yuan Xie, "Cost-efficient 3D Integration to Hinder Reverse Engineering During and After Manufacturing", 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST)
[DATE2018] Mimi Xie, Shuangchen Li, Alvin Glova, Jingtong Hu, Yuangang Wang, Yuan Xie, "AIM: Fast and Energy-Efficient AES In-Memory Implementation for Emerging Non-volatile Main Memory", Design Automation and Test In Europe (DATE), 2018
[ASPLOS2018] Yu Ji, YouHui Zhang, WenGuang Chen, Yuan Xie, "Bridging the Gap Between Neural Networks and Neuromorphic Hardware with A Neural Network Compiler", The 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2018
[CAL2018] Abanti Basak, Xing Hu, Shuangchen Li, Sang Ming Oh, and Yuan Xie, "Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads", IEEE Computer Architecture Letter (CAL)
[TVLSI2018] Mimi Xie, Shuangchen Li, Alvin Oliver Glova, Jingtong Hu, and Yuan Xie, "Securing Emerging Non-volatile Main Memory with Fast and Energy-Effcient AES In-Memory Implementation", To appear in IEEE Trans. on Very Large Scale Integration Systems (TVLSI)
[MICRO2018] Xing Hu, Matheus Ogleari, Jishen Zhao, Shuangchen Li, Abanti Basak, and Yuan Xie, "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", To appear in International Symposium on Microarchitecture (MICRO), 2018
[MEMSYS2018] Gushu Li, Guohao Dai, Shuangchen Li, Yu Wang, Yuan Xie, "GraphIA: An In-situ Accelerator for Large-scale Graph Processing", the 4th Annual International Symposium on Memory Systems (MEMSYS), 2018
[TCAD2018] Ming Cheng; Lixue Xia; Zhenhua Zhu; Yi Cai; Yuan Xie; Yu Wang; Huazhong Yang., "TIME:A Training-in-memory Architecture for RRAM-based Deep Neural Networks.", IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD), 2018.
[TCAD2018] Guohao Dai, Tianhao Huang, Yuze Chi, Jishen Zhao, Guangyu Sun, Yongpan Liu, Yu Wang, Yuan Xie, Huazhong Yang., "GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing.", IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD), 2018.
[IEEE Micro 2018] Kaisheng Ma, Jinyang Li; Xueqing Li, Yongpan Liu, Yuan Xie, Jack Sampson, Mahmut Kandemir, Vijaykrishnan Narayanan., "IAA: Incidental Approximate Architectures for Extremely Energy Constrained Energy Harvesting Scenarios using IoT Nonvolatile Processors.", IEEE Micro, 2018.
[TPDS2018] Shouyi Yin, Shibin Tang, Xinhan Lin, Peng Ouyang, Fengbin Tu, Leibo Liu, Jishen Zhao, Cong Xu, Shuangcheng Li, Yuan Xie, Shaojun Wei., "Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory", IEEE Transactions on Transactions on Parallel and Distributed Systems (TPDS), 2018.
[DAC2018] Xianwei Cheng, Yang Zhao, Hui Zhao, Yuan Xie, "Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs.", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[DAC2018] Wenqin Huangfu, Shuangchen Li, Xing Hu, Yuan Xie, "RADAR: A 3D-ReRAM Based DNA Alignment Accelerator Architecture", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[ASPLOS2018] Kaisheng Ma, Xueqing Li, Mahmut Taylan Kandemir, Jack Sampson, Vijaykrishnan Narayanan, Jinyang Li, Tongda Wu, Zhibo Wang, Yongpan Liu, and Yuan Xie., "NEOFog: Nonvolatility-Exploiting Optimizations for Fog Computing", Proceedings of The 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2018.
[DAC2018] Peiqi Wang, Yu Ji, Chi Hong, Yongqiang Lyu, Dongsheng Wang, Yuan Xie, "SNrram: An Efficient Sparse Neural Network Computation Architecture Based on Resistive Random-Access Memory", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[JETCAS2018] Lixue Xia, Wenqin Huangfu, Tianqi Tang, Xiling Yin, Krishnendu Chakrabarty, Yuan Xie, Yu Wang, and Huazhong Yang., "Stuck-at Fault Tolerance in RRAM Computing Systems", IEEE Journal on Emerging and Selected Topics in Circuits and Systems 8, no. 1 (2018)
[TVLSI2018] Maohua Zhu, Youwei Zhuo, Chao Wang, Wenguang Chen, and Yuan Xie., "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
[TVLSI2018] Linuo Xue, Bi Wu, Beibei Zhang, Yuanqing Cheng, Peiyuan Wang, Chando Park, Jimmy Kan, Seung H. Kang, and Yuan Xie., "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
[IEEE Micro 2018] Xing Hu, Dylan Stow, and Yuan Xie, "Die Stacking Is Happening", IEEE Micro, 2018
[TVLSI2018] Chao Lin, Yun Kae Law, and Yuan Xie, "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018

2017

[IEDM2017] Wei-Hao Chen, Wen-Jang Lin, Shuangchen Li, Li-Ya Lai, Jian-Wei Su, Huan-Ting Lin, Chien-Hua Hsu, Heng-Yuan Lee, Yuan Xie, Shyh-Shyuan Sheu, Meng-Fan Chang, "A 16Mb Dual-Mode ReRAM Macro with Sub-14ns Computing-In-Memory and Memory Functions Enabled by Self-Write Termination Scheme", IEEE International Electron Devices Meeting (IEDM), 2017
[IEEE Micro2017] Kaiyuan Guo, Song Han, Song Yao, Yu Wang, Yuan Xie, Huazhong Yang, "Software-Hardware Codesign for Efficient Neural Network Acceleration", IEEE Micro, Volume: 37, Issue: 2, pp.18-25 Sept. 2017.
[TED2017] Kan, Jimmy J., Chando Park, Chi Ching, Jaesoo Ahn, Yuan Xie, Mahendra Pakala, and Seung H. Kang, "A Study on Practically Unlimited Endurance of STT-MRAM", IEEE Transactions on Electron Devices 64, no. 9 (2017): 3639-3646.
[NSR2017] Sun, Guangyu, Jishen Zhao, Matt Poremba, Cong Xu, and Yuan Xie, "Memory that Never Forgets: Emerging Non-volatile Memory and the Implication for Architecture Design", National Science Review (2017): nwx082
[IEEE D&T2017] Zhao, Jishen, Qiaosha Zou, and Yuan Xie, "Overview of 3-D Architecture Design Opportunities and Techniques", IEEE Design & Test 34, no. 4 (2017): 60-68.
[VLSI2017] Fang Su; Wei-Hao Chen; Lixue Xia; Chieh-Pu Lo; Tianqi Tang; Zhibo Wang; Kuo-Hsiang Hsu; Ming Cheng; Jun-Yi Li; Yuan Xie; Yu Wang; Meng-Fan Chang; Huazhong Yang; Yongpan Liu., "A 462GOPs/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory", Proceedings of International Symposium on VLSI Circuits, 2017 (Acceptance rate: 54/288=19%).
[Springer2017] Jia Zhan and Yuan Xie, ""NoC-aware Computational Sprinting." ", The Dark Side of Silicon - Energy Efficient Computing in the Dark Silicon Era, Edited by Rahmani, A.M., Liljeberg, P., Hemani, A., Jantsch, A., Tenhunen, H, Published by Springer.
[TECS2017] Kaisheng Ma, Xueqing Li, Huichu Liu, Xiao Sheng, Yiqun Wang, Karthik Swaminathan, Yongpan Liu, Yuan Xie, John Jack Sampson, Vijaykrishnan Narayanan., "Dynamic Power and Energy Management for Energy Harvesting Nonvolatile Processor Systems", ACM Transactions on Embedded Computing Systems (TECS), 2017
[TVLSI2017] Qiaosha Zou, Eren Kursun, Yuan Xie, "Thermomechanical Stress-Aware Management for 3-D IC Designs", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2017
[DAC2017] Ming Cheng, LiXue Xia, Zhenhua Zhu, Yi Cai, Xiaoming Chen, Yuan Xie, Yu Wang, Huazhong Yang., "TIME: A Training-in-memory Architecture for RRAM-based Multilayer Neural Networks", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2017.
[GLSVLSI2017] Jaya Dofe, Peng Gu, Dylan Stow, Qiaoyan Yu, Eren Kursun and Yuan Xie, "Security Threats and Countermeasures in Three-Dimensional Integrated Circuits", Proceedings of ACM Great Lakes Symposium on VLSI (GLSVLSI), 2017.
[MICRO2017] Shuangchen Li, Dimin Niu, Krishna T. Malladi, Hongzhong Zheng, Bob Brennan, Yuan Xie, "DRISA: A DRAM-based Reconfigurable In-Situ Accelerator", Proceedings of 50th International Symposium on Microarchitecture (MICRO), 2017 (Acceptance rate: 61/327=18%), to appear.
[MICRO2017] Kaisheng Ma, Xueqing Li, Jinyang Li, Yongpan Liu, Yuan Xie, Jack Sampson,Mahmut Kandemir, Vijaykrishnan Narayanan., "Incidental Computing on IoT Nonvolatile Processors.", Proceedings of 50th International Symposium on Microarchitecture (MICRO), 2017 (Acceptance rate: 61/327=18%), to appear
[ICCAD2017] Dylan Stow, Taniya Siddiqua, Gabriel Loh, Yuan Xie, "Cost-Effective Design of Scalable High-Performance Systems using Active and Passive Interposers.", Proceedings of International Conference on Computer-Aided Design (ICCAD), 2017.
[TCAD2017] Chao Wang, Lei Gong, Qi Yu, Xi Li, Yuan Xie, and Xuehai Zhou., "DLAU: A Scalable Deep Learning Accelerator Unit on FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
[TCAD2017] Lixue Xia, Boxun Li, Tianqi Tang, Peng Gu, Pai-Yu Chen, Shimeng Yu, Yu Cao, Yu Wang, Yuan Xie, and Huazhong Yang., "MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
[ICCAD2017] Liang Chang, Zhaohao Wang, Alvin Oliver Glova, Jishen Zhao, Youguang Zhang, Yuan Xie, and Weisheng Zhao. , "PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2017

Pages