Most of the papers are copyrighted by ACM or IEEE. They are posted here for your personal use, to ensure timely dissemination of research work with no commercial purpose.

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

For other papers listed below but not included in ACM digital library, I will add links to PDF as soon as possible. Or you may email me for a copy of PDF file.

2018

[DATE2018] Mimi Xie, Shuangchen Li, Alvin Glova, Jingtong Hu, Yuangang Wang, Yuan Xie, "AIM: Fast and Energy-Efficient AES In-Memory Implementation for Emerging Non-volatile Main Memory", Design Automation and Test In Europe (DATE), 2018
[ASPLOS2018] Yu Ji, YouHui Zhang, WenGuang Chen, Yuan Xie, "Bridging the Gap Between Neural Networks and Neuromorphic Hardware with A Neural Network Compiler", The 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2018
[CAL2018] Abanti Basak, Xing Hu, Shuangchen Li, Sang Ming Oh, and Yuan Xie, "Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads", To appear in IEEE Computer Architecture Letter (CAL)
[TVLSI2018] Mimi Xie, Shuangchen Li, Alvin Oliver Glova, Jingtong Hu, and Yuan Xie, "Securing Emerging Non-volatile Main Memory with Fast and Energy-Effcient AES In-Memory Implementation", To appear in IEEE Trans. on Very Large Scale Integration Systems (TVLSI)
[MICRO2018] Xing Hu, Matheus Ogleari, Jishen Zhao, Shuangchen Li, Abanti Basak, and Yuan Xie, "Persistence Parallelism Optimization: A Holistic Approach from Memory Bus to RDMA Network", To appear in International Symposium on Microarchitecture (MICRO), 2018
[MEMSYS2018] Gushu Li, Guohao Dai, Shuangchen Li, Yu Wang, Yuan Xie, "GraphIA: An In-situ Accelerator for Large-scale Graph Processing", the 4th Annual International Symposium on Memory Systems (MEMSYS), 2018
[TCAD2018] Ming Cheng; Lixue Xia; Zhenhua Zhu; Yi Cai; Yuan Xie; Yu Wang; Huazhong Yang., "TIME:A Training-in-memory Architecture for RRAM-based Deep Neural Networks.", IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD), 2018.
[TCAD2018] Guohao Dai, Tianhao Huang, Yuze Chi, Jishen Zhao, Guangyu Sun, Yongpan Liu, Yu Wang, Yuan Xie, Huazhong Yang., "GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing.", IEEE Transactions on Computer-Aided Design of Integrated Circuits (TCAD), 2018.
[IEEE Micro 2018] Kaisheng Ma, Jinyang Li; Xueqing Li, Yongpan Liu, Yuan Xie, Jack Sampson, Mahmut Kandemir, Vijaykrishnan Narayanan., "IAA: Incidental Approximate Architectures for Extremely Energy Constrained Energy Harvesting Scenarios using IoT Nonvolatile Processors.", IEEE Micro, 2018.
[TPDS2018] Shouyi Yin, Shibin Tang, Xinhan Lin, Peng Ouyang, Fengbin Tu, Leibo Liu, Jishen Zhao, Cong Xu, Shuangcheng Li, Yuan Xie, Shaojun Wei., "Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory", IEEE Transactions on Transactions on Parallel and Distributed Systems (TPDS), 2018.
[DAC2018] Xianwei Cheng, Yang Zhao, Hui Zhao, Yuan Xie, "Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs.", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[DAC2018] Wenqin Huangfu, Shuangchen Li, Xing Hu, Yuan Xie, "RADAR: A 3D-ReRAM Based DNA Alignment Accelerator Architecture", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[ASPLOS2018] Kaisheng Ma, Xueqing Li, Mahmut Taylan Kandemir, Jack Sampson, Vijaykrishnan Narayanan, Jinyang Li, Tongda Wu, Zhibo Wang, Yongpan Liu, and Yuan Xie., "NEOFog: Nonvolatility-Exploiting Optimizations for Fog Computing", Proceedings of The 23rd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2018.
[DAC2018] Peiqi Wang, Yu Ji, Chi Hong, Yongqiang Lyu, Dongsheng Wang, Yuan Xie, "SNrram: An Efficient Sparse Neural Network Computation Architecture Based on Resistive Random-Access Memory", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2018.
[JETCAS2018] Lixue Xia, Wenqin Huangfu, Tianqi Tang, Xiling Yin, Krishnendu Chakrabarty, Yuan Xie, Yu Wang, and Huazhong Yang., "Stuck-at Fault Tolerance in RRAM Computing Systems", IEEE Journal on Emerging and Selected Topics in Circuits and Systems 8, no. 1 (2018)
[TVLSI2018] Maohua Zhu, Youwei Zhuo, Chao Wang, Wenguang Chen, and Yuan Xie., "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-Intensive Applications", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
[TVLSI2018] Linuo Xue, Bi Wu, Beibei Zhang, Yuanqing Cheng, Peiyuan Wang, Chando Park, Jimmy Kan, Seung H. Kang, and Yuan Xie., "An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
[IEEE Micro 2018] Xing Hu, Dylan Stow, and Yuan Xie, "Die Stacking Is Happening", IEEE Micro, 2018
[TVLSI2018] Chao Lin, Yun Kae Law, and Yuan Xie, "Mitigating BTI-Induced Degradation in STT-MRAM Sensing Schemes", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018

2017

[IEDM2017] Wei-Hao Chen, Wen-Jang Lin, Shuangchen Li, Li-Ya Lai, Jian-Wei Su, Huan-Ting Lin, Chien-Hua Hsu, Heng-Yuan Lee, Yuan Xie, Shyh-Shyuan Sheu, Meng-Fan Chang, "A 16Mb Dual-Mode ReRAM Macro with Sub-14ns Computing-In-Memory and Memory Functions Enabled by Self-Write Termination Scheme", IEEE International Electron Devices Meeting (IEDM), 2017
[IEEE Micro2017] Kaiyuan Guo, Song Han, Song Yao, Yu Wang, Yuan Xie, Huazhong Yang, "Software-Hardware Codesign for Efficient Neural Network Acceleration", IEEE Micro, Volume: 37, Issue: 2, pp.18-25 Sept. 2017.
[TED2017] Kan, Jimmy J., Chando Park, Chi Ching, Jaesoo Ahn, Yuan Xie, Mahendra Pakala, and Seung H. Kang, "A Study on Practically Unlimited Endurance of STT-MRAM", IEEE Transactions on Electron Devices 64, no. 9 (2017): 3639-3646.
[NSR2017] Sun, Guangyu, Jishen Zhao, Matt Poremba, Cong Xu, and Yuan Xie, "Memory that Never Forgets: Emerging Non-volatile Memory and the Implication for Architecture Design", National Science Review (2017): nwx082
[IEEE D&T2017] Zhao, Jishen, Qiaosha Zou, and Yuan Xie, "Overview of 3-D Architecture Design Opportunities and Techniques", IEEE Design & Test 34, no. 4 (2017): 60-68.
[VLSI2017] Fang Su; Wei-Hao Chen; Lixue Xia; Chieh-Pu Lo; Tianqi Tang; Zhibo Wang; Kuo-Hsiang Hsu; Ming Cheng; Jun-Yi Li; Yuan Xie; Yu Wang; Meng-Fan Chang; Huazhong Yang; Yongpan Liu., "A 462GOPs/J RRAM-based nonvolatile intelligent processor for energy harvesting IoE system featuring nonvolatile logics and processing-in-memory", Proceedings of International Symposium on VLSI Circuits, 2017 (Acceptance rate: 54/288=19%).
[Springer2017] Jia Zhan and Yuan Xie, ""NoC-aware Computational Sprinting." ", The Dark Side of Silicon - Energy Efficient Computing in the Dark Silicon Era, Edited by Rahmani, A.M., Liljeberg, P., Hemani, A., Jantsch, A., Tenhunen, H, Published by Springer.
[TECS2017] Kaisheng Ma, Xueqing Li, Huichu Liu, Xiao Sheng, Yiqun Wang, Karthik Swaminathan, Yongpan Liu, Yuan Xie, John Jack Sampson, Vijaykrishnan Narayanan., "Dynamic Power and Energy Management for Energy Harvesting Nonvolatile Processor Systems", ACM Transactions on Embedded Computing Systems (TECS), 2017
[TVLSI2017] Qiaosha Zou, Eren Kursun, Yuan Xie, "Thermomechanical Stress-Aware Management for 3-D IC Designs", IEEE Transactions on Very Large Scale Integration Systems (TVLSI), 2017
[DAC2017] Ming Cheng, LiXue Xia, Zhenhua Zhu, Yi Cai, Xiaoming Chen, Yuan Xie, Yu Wang, Huazhong Yang., "TIME: A Training-in-memory Architecture for RRAM-based Multilayer Neural Networks", Proceedings of IEEE/ACM Design Automation Conferece (DAC), 2017.
[GLSVLSI2017] Jaya Dofe, Peng Gu, Dylan Stow, Qiaoyan Yu, Eren Kursun and Yuan Xie, "Security Threats and Countermeasures in Three-Dimensional Integrated Circuits", Proceedings of ACM Great Lakes Symposium on VLSI (GLSVLSI), 2017.
[MICRO2017] Shuangchen Li, Dimin Niu, Krishna T. Malladi, Hongzhong Zheng, Bob Brennan, Yuan Xie, "DRISA: A DRAM-based Reconfigurable In-Situ Accelerator", Proceedings of 50th International Symposium on Microarchitecture (MICRO), 2017 (Acceptance rate: 61/327=18%), to appear.
[MICRO2017] Kaisheng Ma, Xueqing Li, Jinyang Li, Yongpan Liu, Yuan Xie, Jack Sampson,Mahmut Kandemir, Vijaykrishnan Narayanan., "Incidental Computing on IoT Nonvolatile Processors.", Proceedings of 50th International Symposium on Microarchitecture (MICRO), 2017 (Acceptance rate: 61/327=18%), to appear
[ICCAD2017] Dylan Stow, Taniya Siddiqua, Gabriel Loh, Yuan Xie, "Cost-Effective Design of Scalable High-Performance Systems using Active and Passive Interposers.", Proceedings of International Conference on Computer-Aided Design (ICCAD), 2017.
[TCAD2017] Chao Wang, Lei Gong, Qi Yu, Xi Li, Yuan Xie, and Xuehai Zhou., "DLAU: A Scalable Deep Learning Accelerator Unit on FPGA", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
[TCAD2017] Lixue Xia, Boxun Li, Tianqi Tang, Peng Gu, Pai-Yu Chen, Shimeng Yu, Yu Cao, Yu Wang, Yuan Xie, and Huazhong Yang., "MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
[ICCAD2017] Liang Chang, Zhaohao Wang, Alvin Oliver Glova, Jishen Zhao, Youguang Zhang, Yuan Xie, and Weisheng Zhao. , "PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory", IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2017
[PACT2017] Yu Ji, YouHui Zhang, WenGuang Chen, and Yuan Xie. , "POSTER: Bridge the Gap Between Neural Networks and Neuromorphic Hardware", 26th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2017
[ASPDAC2017] Wenqin Huangfu, Lixue Xia, Ming Cheng, Xiling Yin, Tianqi Tang, Boxun Li, Krishnendu Chakrabarty, Yuan Xie, Yu Wang, and Huazhong Yang, "Computation-Oriented Fault-Tolerance Schemes for RRAM Computing Systems", Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2017
[ASPDAC2017] Liu Liu, Ping Chi, Shuangchen Li, Yuanqing Cheng, and Yuan Xie, "Building Energy-Efficient Multi-Level Cell STT-RAM Caches with Data Compression", Proceedings of IEEE/ACM Asia and South Pacific Design Automation Conference (ASPDAC), 2017.
[ASPDAC2017] Kaisheng Ma, Xueqing Li, Srivatsa Rangachar Srinivasa, Yongpan Liu, John (Jack) Sampson, Yuan Xie, and Vijaykrishnan Narayanan, "Spendthrift: Machine Learning Based Resource and Frequency Scaling for Ambient Energy Harvesting Non-volatile Processors", Proceedings of IEEE/ACM Asia and South Paci c Design Automation Conference (ASPDAC), 2017. (Best Paper Award)
[ISCA2017] Matthew Poremba, Itir Akgun, Jieming Yin, Onur Kayiran, Yuan Xie, and Gabriel H. Loh , "There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes", Proceedings of 44th International Symposium on Computer Architecture (ISCA), 2017 (Acceptance rate: 54/322  = 16.8%)
[DATE2017] Maohua Zhu, Chao Wang, Youwei Zhuo, Wenguang Chen, and Yuan Xie, "Performance Evaluation and Optimization of HBM-Enabled GPU for Data-intensive Applications", Proceedings of IEEE/ACM Design Automation and Test in Europe (DATE), 2017.

2016

[IEEE MICRO Top Picks 2016] Kaisheng Ma, Xueqing Li, Karthik Swaminathan, Yang Zheng, Shuangchen Li, Yongpan Liu, Yuan Xie, John Jack Sampson, Vijaykrishnan Narayanan, "Nonvolatile Processor Architectures: Efficient, Reliable Progress with Unstable Power", IEEE MICRO Top Picks, May/June 2016
[SBAC-PAD2016] Zhe Wang, Daniel A. Jim´enez, Tao Zhang, Gabriel H. Loh, Yuan Xie, "Building a Low Latency, Highly Associative DRAM Cache with the BufferedWay Predictor", 28th International Symposium on Computer Architecture and High Performance Computing
[ICCD2016] Itir Akgun, Jia Zhan and Yuan Xie, "Scalable Memory Fabric for Silicon Interposer-Based Multi-Core Systems", 34th IEEE International Conference on Computer Design (ICCD)
[ICCD2016] Peng Gu, Dylan Stow, Russell Barnes, Eren Kursun and Yuan Xie, "Thermal-aware 3D Design for Side-channel Information Leakage", 34th IEEE International Conference on Computer Design (ICCD)
[MICRO2016] Yu Ji, Youhui Zhang, Shuangchen Li, Ping Chi, Cihang Jiang, Peng Qu, Yuan Xie, Wenguang Chen, "NEUTRAMS: Neural Network Transformation and Co-design under Neuromorphic Hardware Constraints", 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) 2016
[ICCAD2016] Shuangchen Li, Liu Liu, Peng Gu, Cong Xu, and Yuan Xie , "NVSim-CAM: A Circuit-Level Simulator for Emerging Nonvolatile Memory based Content-Addressable Memory", Proceedings of the 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
[ICCAD2016] Dylan Stow, Itir Akgun, Russell Barnes, Peng Gu and Yuan Xie, "Cost Analysis and Cost-Driven IP Reuse Methodology for SoC design Based on 2.5D/3D Integration ", (invited paper) Proceedings of the 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
[ICCAD2016] Linuo Xue, Yuanqing Cheng, Jianlei Yang, Peiyuan Wang and Yuan Xie, "ODESY: A Novel 3T-3MTJ Cell Design with Optimized Area Density, Scalability and Latency", Proceedings of the 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)

Pages